NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_08

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_08

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_AD_08 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPI2C2_SCL of instance: LPI2C2

1 (ALT1): Select mux mode: ALT1 mux port: LPUART3_TXD of instance: LPUART3

2 (ALT2): Select mux mode: ALT2 mux port: ARM_CM7_TXEV of instance: cm7_mxrt

3 (ALT3): Select mux mode: ALT3 mux port: LPUART2_CTS_B of instance: LPUART2

4 (ALT4): Select mux mode: ALT4 mux port: GPT2_COMPARE3 of instance: GPT2

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO22 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: EWM_OUT_B of instance: EWM

7 (ALT7): Select mux mode: ALT7 mux port: JTAG_TRSTB of instance: JTAG

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_08

Links

() ()